

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/465,634	12/17/1999	DAVID K. VAVRO	INTL-0286-US	9115	
7590 12/19/2005			EXAM	EXAMINER	
TIMOTHY N TROP TROP PRUNER HU & MILES PC			MEONSKE, TONIA L		
	REEWAY STE 100	ART UNIT	PAPER NUMBER		
HOUSTON, T	X 77024		2181		
			DATE MAILED: 12/19/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application No.	Applicant(s)			
Office Action Summary			09/465,634	VAVRO ET AL.			
		T	Examiner	Art Unit			
			Tonia L. Meonske	2181			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA Insions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community of period for reply is specified above, the maximum stature to reply within the set or extended period for reply were ply received by the Office later than three months after the provision of t	ILING DAT f 37 CFR 1.136(nication. utory period will ill, by statute, ca	E OF THIS COMMUNICATIO a). In no event, however, may a reply be ti apply and will expire SIX (6) MONTHS from ause the application to become ABANDON	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status							
1)⊠	Responsive to communication(s) filed on <u>28 September 2005</u> .						
2a)□	This action is FINAL . 2b)⊠ This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4)⊠	⊠ Claim(s) <u>1-24</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)	5) Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-24</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)□	8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	on Papers						
9) The specification is objected to by the Examiner.							
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) 🔲 Notice 3) 🔲 Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO- nation Disclosure Statement(s) (PTO-1449 or PTO-1449 or PT		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	r (PTO-413) ate Patent Application (PTO-152)			

Application/Control Number: 09/465,634 Page 2

Art Unit: 2181

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-6 and 8-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Balmer, US Patent 5,197,140 (herein referred to as Balmer).
- 3. Referring to claim 1, Balmer has taught a digital signal processor comprising:
 - a. a programmable, multiply and accumulate mathematical processor (Figure 4, elements 101-103, column 35, lines 39-56, columns 8-11);
 - b. an input processor that processes input signals to the digital signal processor (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15);
 - c. an output processor that processes output signals from the digital signal processor (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15);
 - d. a master processor that controls said mathematical processor, said input processor and said output processor (Figures 2, 4, and 17, master processor, column 3, lines 10-17, column 4, line 60-column 5, line 5, column 12, lines 14-34); and

Application/Control Number: 09/465,634

Art Unit: 2181

e. a storage to store data from each of said processors so as to be selectively accessible by each of the processors (column 2, line 67-column 3, line 17, column 47-column 7, line 47).

Page 3

- 4. Referring to claim 2, Balmer has taught the digital signal processor of claim 1 further including a random access memory processor that stores intermediate calculation results (column 5, lines 47-61, see RAMS).
- 5. Referring to claim 3, Balmer has taught the digital signal processor of claim 2 including a bus coupling each of said processors to said storage (column 6, lines 39-52).
- 6. Referring to claim 4, Balmer has taught the digital signal processor of claim 1 wherein said input and output processors also implement mathematical operations (Figures 2, 4, and 17, transfer processor and frame controllers, column 58, line 60-column 59, line 20 column 3, lines 10-17, column 11, line 55-column 12, line 12, column 4, line 60-column 5, line 13, column 7, lines 8-15).
- 7. Referring to claim 5, Balmer has taught the digital signal processor of claim 1 wherein each of said processors have their own instruction sets (column 35, lines 57-64).
- 8. Referring to claim 6, Balmer has taught the digital signal processor of claim 1 wherein said processors communicate with one another through said storage (column 2, line 67-column 3, line 17, column 47-column 7, line 47).
- 9. Referring to claim 8, Balmer has taught the digital signal processor of claim 1 where said master processor provides the timing for the other processors (Figures 2, 4, and 17, master processor, column 3, lines 10-17, column 4, line 60-column 5, line 5, column 12, lines 14-34).

Art Unit: 2181

- 10. Referring to claim 9, Balmer has taught the digital signal processor of claim 1 wherein said master processor waits for the input processor to complete a given operation (column 59, lines 12-20. column 11, line55-column 12, line12).
- 11. Referring to claim 10, Balmer has taught the digital signal processor of claim 1 wherein each of said processors includes its own random access memory (column 5, lines 47-61, see RAMS).
- 12. Referring to claim 11, Balmer has taught the digital signal processor of claim 1, as described above, and wherein said storage includes a plurality of registers, said registers automatically transfer existing data from a first register to a second register when new data is being written into said first register (column 43, line 50-column 45, line 52, saving the interrupt state).
- 13. Referring to claim 12, Balmer has taught the digital signal processor of claim 11, as described above, and wherein said input processor causes the automatic transfer of data (column 43, line 50-column 45, line 52, When an interrupt occurs, see "Packet Request", the state is saved.).
- 14. Referring to claim 13, Balmer has taught the digital signal processor of claim 11, as described above, and wherein said mathematical processor causes said data to be transferred from one register to another (column 43, line 50-column 45, line 52).
- 15. Referring to claim 14, Balmer has taught the digital signal processor of claim 1 including a mathematical processor which is pipelined (column 39, lines 20-45).
- 16. Referring to claim 15, Balmer has taught the digital signal processor of claim1 wherein said mathematical processor is a multi-cycled mathematical processor (column 39, lines 20-45,

Application/Control Number: 09/465,634 Page 5

Art Unit: 2181

where an operation takes multiple cycles to complete. In this case a pipelined processor takes multiple cycles to complete.).

- 17. Claim 16 does not recite limitations above the claimed invention set forth in claim 1 and is therefore rejected for the same reasons set forth in the rejection of claim 1 above.
- 18. Claim 17 does not recite limitations above the claimed invention set forth in claim 3 and is therefore rejected for the same reasons set forth in the rejection of claim 3 above.
- 19. Claims 18-20 do not recite limitations above the claimed invention set forth in claims 11-13 and are therefore rejected for the same reasons set forth in the rejection of claims 11-13 above.
- 20. Referring to claim 21, Balmer has taught storing a bit which indicates which processor may control said automatic transfer of data from one register to another (column 50, lines 15-35, column 44, lines 34-67).
- 21. Claim 22 does not recite limitations above the claimed invention set forth in claim 14 and is therefore rejected for the same reasons set forth in the rejection of claim 14 above.
- 22. Claims 23 and 24 do not recite limitations above the claimed invention set forth in claim 15 and are therefore rejected for the same reasons set forth in the rejection of claim 15 above.

Claim Rejections - 35 USC § 103

23. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/465,634

Art Unit: 2181

24. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Balmer, US Patent 5, 197,140 (herein referred to as Balmer).

Page 6

25. Referring to claim 7, Balmer has taught the digital signal processor of claim 1, as described above. Balmer has not taught wherein each of said processors use very long instruction words. Employing this type of instruction format is well known in the art and would have allowed for several instructions of Balmer to be issued at once. Furthermore, by the nature of very long instruction words, the compiler would have only combined instructions that are not dependent upon one another. Issuing multiple independent instructions at once would have speed up the over execution time of the processor by reducing the idle time of the processor. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to employ the very long instruction word format for instructions issued to the plural processors of Balmer in order to increase speed and efficiency of those processors.

Official notice has been taken.

Response to Arguments

26. Applicant's arguments with respect to claims 1-24 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday, with every other Friday off.

Application/Control Number: 09/465,634 Page 7

Art Unit: 2181

28. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dov Popovici can be reached on (571) 272-4083. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

29. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tlm

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100